The current mode responses show ± 150 µ A dynamic range with a maximum THD value about 0.083% and large bandwidth expanded from 2.67 GHz to 3.12 GHz.
Introduction
Analogue multipliers are considered a basic building block widely used in many systems and applications. They can be found in adaptive filters, frequency doublers, modulators, demodulators, automatic gain, controlling artificial neural networks, image processing, and fuzz logic controllers. This device has generally two inputs (X, Y) and a single output (Z). The relationship between input-output terminals is given as Z = K X Y, where K is a constant with suitable dimension. The multiplier circuits are classified into three groups depending on the operating mode. It can be configured in voltage mode, current mode, or mixed mode and it can be functioned in one-quadrant, two-quadrant [1] [2] [3] , or four-quadrant [4] [5] [6] [7] [8] [9] [10] [11] .
In the literature, a variety of multiplier circuits using active elements such as current conveyor (CC) [12] [13] [14] [15] [16] [17] , operational trans-conductance amplifier (OTA) [18, 19] , and operational amplifier (Op-amp) [20, 21] have received a considerable attention thanks to their good features, namely high accuracy, large dynamic range, wide bandwidth, small active chip area, and low power consumption.
In this paper, a new configuration of a CMOS four-quadrant mixed mode analogue multiplier circuit composed of three second generation current conveyor circuits, two NMOS transistors operating in the linear region, and four passive resistances is proposed. In the order to improve its bandwidth, a resistive compensation technique is used at the level of all current mirrors of CCII. The TSPICE simulator based on the BSIM3v3 transistor model (level 49) for TSMC 0.18 µ m CMOS process available from MOSIS has been used to verify the simulation results of the proposed CCII circuit and multiplier circuit. The second generation current conveyor circuit CCII is characterized by large dynamic range with an excellent accuracy, high output impedance at Z and Y terminals, a low input impedance at X terminal (R X = 14.79 Ω) , and unity voltage and current gains. According to different values of resistance compensation, the voltage and current mode bandwidths are extended respectively from 4.23 GHz to 5.66 GHz and from 3.91 GHz to 4.95 GHz with 290 µ W power consumption. The proposed multiplier is simulated with the same simulation conditions of CCII. The DC simulation results present large dynamic ranges of ± 250 mV with THD less than 0.114% in voltage mode and ± 150 µ A with a maximum THD value about 0.083% in current mode. The AC simulation results show wide bandwidths extended from 3.42 GHz to 4.1 GHz in voltage mode and from 2.67 GHz to 3.12 GHz in current mode.
Bandwidth aspects in second generation current conveyors

Resistive compensation technique
The use of wide bandwidth integrated circuits is required for numerous applications operating at high frequency. In the order to reuse the classic circuit structures and to make it adaptive for technological development, the designers usually use the resistive compensation technique by integrating a passive resistance between the gate and drain of each primary transistor pair of the current mirror.
The simple current mirror circuit and their equivalent schema are presented in Figure 1 . The relationship between input and output current is given in (1) . By considering that the transistors M1 and M2 are identical (C gs1 = C gs2 = C gs , r o1 = r o2 = r o , g m1 = g m2 = g m ) and the hypothesis given in (2) is verified, the transfer function became under the form of first order filter (3), whose bandwidth depends on trans-conductance (g m ) and gate-source capacitance (C gs ) [22] [23] [24] .
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The pulsation and cutoff frequency expressions are given by
The simple current mirror with a passive resistance R added between the two gates of M1 and M2 transistors and their equivalent schema are presented in Figure 2 . The relationship between the input and output current of a simple current mirror with resistance compensation is given in (4). By using (2), the transfer function has become as shown in (5) . This equation has two poles and one zero.
(4)
By choosing R = 1/g m , the zero is cancelled out by one of the poles. The pulsation and cutoff frequency expressions are given as follows:
The bandwidth of a simple current mirror with a resistive compensation technique is enhanced by a factor of two as compared to a simple current mirror.
Extended bandwidth of second generation current conveyor CCII
The CMOS realization of the second generation current conveyor circuit is presented in Figure 3 . The input stage of the CCII circuit is composed of a symmetric operational transconductance amplifier (OTA) circuit formed by a PMOS differential pair (M1, M2) biased by M19 and three current mirrors, (M3, M4), (M5, M6), as well as (M7, M8).
Assuming that all transistors are operated in the saturation region and all the transistor pairs are matched, the voltage at terminal X follows successfully the voltage applied at terminal Y. The voltage offset is given by
where λ p is the channel length modulation parameter. (V D1 ,V D2 ) and (I D1 ,I D2 ) are the drain voltages and the drain currents of transistors M1 and M2. It is clear that the offset voltage is null. The drain currents of transistors M1 and M2 are identical because the drains of transistors M7 and M8 are connected respectively to the drains of transistors M4 and M6.
The output stage composed of transistors M10 to M18 is constituted by two current mirrors and two offset adjustment. In the order to obtain good current follower responses between terminals X and Z, the dimensions of transistors must have been well calculated. The current mirror M11-M14 has the same characteristics than the two current mirrors M3-M4 and M5-M6 since the drain of transistor M9 is connected to the drain of transistor M12. Moreover, the connection of the two drain terminals of the transistors M17 and M13 makes it possible to have two identical current mirrors M7-M9 and M16-M18.
Considering that the transistors of NMOS and PMOS current mirrors are characterized by the same transconductance (g mN , g mP ), same capacitor (C gsN , C sgP ) , and same resistance seen at the drain of transistor (r N , r P ), the voltage transfer function of the proposed CCII is given by (7) . It is in the form of standard normalized with thirteen poles and thirteen zeros (8) .
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where
.., ω Z13 denote the location of zeros,
.., ω P 13 denote the location of poles,
• A 0 shows the gain of transfer function. It is equal to the ratio between a 0 and b 0 .
Assuming widely separated zeros (ω Z1 << ω Z2 <<.. << ω Z13 ) , the coefficients of the numerator (s, s 2 , s 3 ,...,
. . .
Similarly, assuming widely separated poles (ω P 1 << ω P 2 << ...<< ω P 13 ), the coefficients of the denominator (s, s 2 , ..., s 13 ) can be approximated as
By substituting s = j ω and at ω = ω H , the squared magnitude of transfer function is given by
) ...
The ω H expression can be given by [25] 
By considering these approximations (ω P 1 << ω P 2 <<... ω P 13 and ω P 1 << ω Z1 << ω Z2 ... << ω Z13 ) , the cut-off frequency of CCII is roughly equal to the cut-off frequency of the first pole.
The bandwidth expression of CCII is given by
In the order to improve bandwidth, the resistive compensation technique was applied in all current mirrors of the proposed CCII. Assuming that all NMOS current mirrors are compensated by the same resistance value R N and all PMOS current mirrors are compensated by the same resistance value R P , the bandwidth expression of the second generation current conveyor using the resistive compensation technique is given by
Based on Eqs. (12) and (13), it is necessary that the resistances R N and R P verify the following relationship to have a wider bandwidth:
Simulation results of CCII
The performances of the CMOS second generation current conveyor circuit with and without using the resistive In order to verify the theoretical analysis performed, we have extracted the transistor aspect ratios of CCII, as given in Table 1 . The simulation results of the CCII circuit are verified with different resistance values R N (5 kΩ , 10 k Ω, 20 kΩ , 30 kΩ, 40 kΩ) and R P fixed to 10 Ω . In order to minimize the increase in temperature and surface, the passive resistance used for the resistive compensation technique is replaced by an active resistance under the form of an NMOS transistor (Ma) such that their drain and source terminals are connected to two gates of transistors M1a and M2a, as shown in Figure 4 . The DC voltage mode and current mode characteristics of CCII are presented respectively in Figures 5  and 6 . With different resistance values, we note that there is no change in these results. In voltage mode, the current conveyor circuit has good linearity over the rail to rail dynamic range (-0.8 V to 0.8 V) with 0.06% error at the end of the transfer curve. The output current characteristic curve vs. input current shows a maximum error of 0.012% for an input dynamic varied from -280 µ A to 280 µ A. as noted in Table 2 . The AC current gains between X and Z are shown in Figure 8 . This circuit has unity static gains and the bandwidth values without and with resistance compensation are prolonged from 3.91 GHz to 4.95 GHz, as shown in Table 2 . The parasitic resistances R X keep the same values of 14.79 Ω and 3.07 Ω up to 100 MHz respectively for circuits CCII with passive and active resistance compensation ( Figure 9 ). The main characteristics of the proposed second generation current conveyor circuit without and with resistance compensation are grouped in Table 3 . 
Proposed mixed mode four-quadrant multiplier circuit
The proposed four-quadrant mixed mode multiplier is presented in Figure 10 . This circuit is composed of three second generation current conveyor circuits, two N-Channel MOSFETs transistors, and four passive resistances.
The transistors M1 and M2 have the same drain and source terminals. Assuming that Eq. (15) is verified, the two NMOS transistors are operated in the linear region and the expression current drains are given in (16) and (17) . 
where 
• µ n is the effective surface mobility,
• C ox is the gate oxide capacitance per unit area,
• V T H is the threshold voltage of the MOS transistor and W/L is the transistor aspect ratio.
Supposing that M1 and M2 are homogeneous (K 1 = K 2 = K and V T H1 = V T H2 = V T H ) , the voltage mode operation of the multiplier circuit can be obtained when the input currents I IN 1 and I IN 2 are null. The current drain expressions of M1 and M2 are given as
Based on (18) and (19) , the output voltage of multiplier circuit can be expressed by
The current mode operation of the multiplier circuit can be verified when the input voltages V IN 1 and V IN 2 are connected to the ground. The current drains of transistors M1 and M2 are respectively given by
The output current (I out ) of the proposed multiplier is given by
The AC simulations have been carried out in order to verify the effects of the resistive compensation technique at the level of multiplier circuit. The voltage mode and current mode bandwidths are extended from 3.42 GHz to 4.1 GHz and from 2.67 GHz to 3.12 GHz, respectively, with resistance compensation values varied from 0 Ω to 40 kΩ, as shown in Figure 13 .
The proposed multiplier is compared with several recently multiplier configurations existing in the literature, as shown in Table 4 . 
Conclusion
This work presents a four-quadrant mixed mode multiplier circuit composed of three second generation current conveyor circuits, two NMOS transistors operating in linear region, and four passive resistances. It can be operated in either current mode or voltage mode without changing the circuit topology. In the order to improve the bandwidth of the proposed multiplier, the resistive compensation technique has applied by adding a resistance between the gate and drain of each primary transistor pair of all the current mirrors of the CCII. 
